Electrical, Electronic and Digital Principles (EEDP)

Lecture 2 BJT Biasing

د. باسم ممدوح الحلوانى

Course Info

Title	Electrical, Electronic and Digital Principles (EEDP)
Code	T/601/1395
Lecturer:	Dr. Basem ElHalawany
Lecturer Email:	Basem.mamdoh@feng.bu.edu.eg / Eng_basem2@yahoo.com
Lecturer Webpage:	http://www.bu.edu.eg/staff/basem.mamdoh
Course Webpage	http://www.bu.edu.eg/staff/basem.mamdoh-courses/12138
References	Multiple references will be used
Software Packages	Proteus Design Suite
EEDP - Basem ElHalawany 2	

Course Aims

This unit aims to develop learners' understanding of :

- The electrical,
- Electronic and
- Digital principles

needed for further study of electro-mechanical systems.



Course Contents

1. Apply complex notation in the analysis of single phase circuits

Series and parallel LCR circuits:

Circuit performance

- Voltage, current and power with sine wave signals;
- Conditions for resonance

 Tolerancing (effect of changes in component values)

2. Apply circuit theory to the solution of circuit problems

Circuit theorems:

- Norton Kirchhoff Thevenin's
- Superposition maximum power

Circuit analysis:

- Mesh nodal
- Impedance matching



Course Contents

3. Understand the operation of electronic amplifier circuits

Single- and two-stage transistor amplifiers:

- Class of operation (A, B, AB and C) analysis of bias DC conditions
- AC conditions coupling- input impedance output impedance

Design, test and evaluate a single-stage amplifier to a given specification

• compare measured (Implemented or simulated) and theoretical results

4. Be able to design and test digital electronic circuits

- Digital electronic devices
- Combinational circuits
- Design and test: circuit designed should be bread-boarded or simulated using an appropriate computer software package

Part 3

3. Understand the operation of electronic amplifier circuits

- A transistor must be properly biased in order to operate as an amplifier.
- DC biasing is used to establish fixed dc values for the transistor currents and voltages - called the dc operating point or quiescent point (Q-point).

✓ In this lecture, several types of bias circuits are discussed.
 ✓ This part lays the groundwork for the study of amplifiers, and other circuits that require proper biasing.



ELECTRONIC DEVICES 9th Edition Thomas L. Floyd



TRANSISTOR BIAS CIRCUITS



The DC Operating Point Voltage-Divider Bias Other Bias Methods

5-1 THE DC OPERATING POINT

- A transistor must be properly biased with a dc voltage in order to operate as a linear amplifier.
- A dc operating point must be set so that signal variations at the input terminal are amplified and accurately reproduced at the output terminal.



(a) Linear operation: larger output has same shape as input except that it is inverted



5-1 THE DC OPERATING POINT

If an amplifier is not biased with correct dc voltages , it can go into **saturation** or **cutoff** when an input signal is applied.

Improper biasing can cause distortion in the output signal by:

- Iimiting of the positive portion of the output voltage as a result of a Q-point (dc operating point) being too close to cutoff.
- Imiting of the negative portion of the output voltage as a result of a dc operating point being too close to saturation.



(b) Nonlinear operation: output voltage limited (clipped) by cutoff



(c) Nonlinear operation: output voltage limited (clipped) by saturation

Graphical Analysis & DC Load Line

Explain graphically the effects of dc biasThe transistor in Fig. is biased with Vcc and VBB to obtain certain values of IB, IC, IE, and VcE. VBB is adjusted to obtain different values of IB First, V_{BB} is adjusted to produce an I_B of 200 μ A, I_C = $\beta_{DC} I_{B}$. = 20 mA (a) DC biased circuit V_{CE} = V_{CC} - I_CR_C = 10 V - (20 mA)(220 \Omega) = 10 V - 4.4 V = 5.6 V

Changing VBB will cause changes in all voltages and current (See Next Slide)









DC Load Line Equation



$$I_{\rm C} = \frac{V_{\rm CC} - V_{\rm CE}}{R_{\rm C}} = \frac{V_{\rm CC}}{R_{\rm C}} - \frac{V_{\rm CE}}{R_{\rm C}} = -\frac{V_{\rm CE}}{R_{\rm C}} + \frac{V_{\rm CC}}{R_{\rm C}} = -\left(\frac{1}{R_{\rm C}}\right)V_{\rm CE} + \frac{V_{\rm CC}}{R_{\rm C}}$$

Linear Operation

The region along the load line including all points between saturation and cutoff is generally known as the linear region of the transistor's operation.
 As long as the transistor is operated in this region, the output voltage is ideally a linear reproduction of the input.



Under certain input signal conditions the location of the Q-point on the load line can cause one peak of the Vce waveform to be limited or clipped

In each case the **input signal** is **too large** for the Q-point location and is driving the transistor into cutoff or saturation during a portion of the input cycle.







(b) Transistor is driven into cutoff because the Q-point is too close to cutoff for the given input signal.

Waveform Distortion



(c) Transistor is driven into both saturation and cutoff because the input signal is too large.



15

Example 5-1

16

Determine the Q-point for the circuit in Figure 5–7 and draw the dc load line. Find the maximum peak value of base current for linear operation. Assume $\beta_{DC} = 200$.

Solution







5-2 VOLTAGE-DIVIDER BIAS

- > This is the most widely used biasing method.
- It uses a single-source resistive voltage divider.
- To simplify the schematic, the battery symbol is omitted and replaced by a line termination circle with a voltage indicator (Vcc) as shown.
- Generally, voltage-divider bias circuits are designed so that the base current is much smaller than the current (I2) through R2
- In this case, the voltage-divider circuit is very straightforward to analyze because the loading effect of the base current can be ignored.



- It is called a ((stiff voltage divider)) because the base voltage is relatively independent of different transistors and temperature effects.
- ✓ In other words: "That the transistor does not appear as a significant load"



5-2 VOLTAGE-DIVIDER BIAS

Stiff voltage divider circuit analysis

✓ The voltage on the base using the unloaded voltage-divider rule:

$$V_{\rm B} \cong \left(\frac{R_2}{R_1 + R_2}\right) V_{\rm CC}$$

you can find the voltages and currents in the circuit, as

$$V_{\rm E} = V_{\rm B} - V_{\rm BE}$$
$$I_{\rm C} \cong I_{\rm E} = \frac{V_{\rm E}}{R_{\rm E}}$$
$$V_{\rm C} = V_{\rm CC} - I_{\rm C}R_{\rm C}$$
$$V_{\rm CE} = V_{\rm C} - V_{\rm E}$$

Not Completely accurate



 $I_2 + I_B + V_{CC}$

Thevenin's Theorem Applied to Voltage-Divider Bias

To analyze a voltage-divider biased transistor circuit for base current loading effects



Thevenin's Theorem Applied to Voltage-Divider Bias

3. Applying Kirchhoff's voltage law around the equivalent base-emitter loop gives

$$V_{\rm TH} - V_{R_{\rm TH}} - V_{\rm BE} - V_{R_{\rm E}} = 0$$

$$V_{\rm TH} = I_{\rm B}R_{\rm TH} + V_{\rm BE} + I_{\rm E}R_{\rm E}$$

Substituting $I_{\rm E}/\beta_{\rm DC}$ for $I_{\rm B}$,

$$V_{\rm TH} = I_{\rm E}(R_{\rm E} + R_{\rm TH}/\beta_{\rm DC}) + V_{\rm BE}$$

Then solving for $I_{\rm E}$,

$$I_{\rm E} = \frac{V_{\rm TH} - V_{\rm BE}}{R_{\rm E} + R_{\rm TH}/\beta_{\rm DC}}$$

If $R_{\rm TH}/\beta_{\rm DC}$ is small compared to $R_{\rm E}$, the result is the same as for an unloaded voltage divider.

 \blacktriangleright If we do not use the current approximation (IE = IC)

$$I_B = \frac{E_{\rm Th} - V_{BE}}{R_{\rm Th} + (\beta + 1)R_E}$$



Voltage-Divider Biased PNP Transistor

1. Negative collector supply voltage, Vcc

$$V_{\rm TH} = \left(\frac{R_2}{R_1 + R_2}\right) V_{\rm CC} \qquad I_{\rm B} = \frac{I_{\rm E}}{\beta_{\rm DC}}$$
$$R_{\rm TH} = \frac{R_1 R_2}{R_1 + R_2}$$

applying Kirchhoff's voltage law

$$V_{\rm TH} + I_{\rm B}R_{\rm TH} - V_{\rm BE} + I_{\rm E}R_{\rm E} = 0$$



 (a) Negative collector supply voltage, V_{CC}

$$I_{\rm E} = \frac{-V_{\rm TH} + V_{\rm BE}}{R_{\rm E} + R_{\rm TH}/\beta_{\rm DC}}$$



Check EXAMPLE 5–5

Voltage-Divider Biased PNP Transistor

 $I_{\rm B} = \frac{I_{\rm E}}{\beta_{\rm DC}}$

2. Positive emitter supply voltage, VEE

$$V_{\rm TH} = \left(\frac{R_1}{R_1 + R_2}\right) V_{\rm EE}$$
$$R_{\rm TH} = \frac{R_1 R_2}{R_1 + R_2}$$

applying Kirchhoff's voltage law

$$-V_{\rm TH} + I_{\rm B}R_{\rm TH} - V_{\rm BE} + I_{\rm E}R_{\rm E} - V_{\rm EE} = 0$$

$$I_{\rm E} = \frac{V_{\rm TH} + V_{\rm BE} - V_{\rm EE}}{R_{\rm E} + R_{\rm TH}/\beta_{\rm DC}}$$

Check EXAMPLE 5–4

EEDP - Basem ElHalawany



(b) Positive emitter supply voltage, V_{EE}

